The job in two lines
This role involves designing validation strategies for complex architectures and deploying automation and telemetry pipelines for next-generation GPUs and AI accelerators, with a focus on improving coverage, debug turnaround, and efficiency.
Summary by Rezifi's AI, from NVIDIA’s posting. Years and pay appear only when the posting states them.
What you'd do
- Design system-level validation strategies for complex architectures
- Build AI-assisted and data-driven validation workflows
- Deploy automation and telemetry pipelines that scale across products and teams
Skills it is built around
- Chip Bring-Up
- ASIC validation
- system-level debug
Required
- PVT
- timing (STA)
- Signal Integrity
- power
- firmware/driver-hardware interaction
Nice to have
- AI/ML
- Large Language Models
- data-driven workflows
- Telemetry software
- AI/LLM-assisted development
The facts
- Experience
- 2+ years
- From the posting: “2+ years in silicon bring-up, ASIC validation, or system-level debug”
- Pay
- $116,000 to $218,500 a year
- NVIDIA’s own figure.
- Level
- Not stated
- Field
- Hardware validation
The full posting
From NVIDIA’s careers site
As NVIDIA posted it. See the original
NVIDIA Silicon Co-design Group is seeking a versatile engineer to join the HW ArchDev Methodology team. SCG operates across the full product lifecycle—from early architecture definition through silicon bring-up to production—providing a unique end-to-end perspective on next-generation systems
You define how validation is done. Not how it's been done, how it should be done, for chips that don't exist yet. NVIDIA's HW ArchDev Methodology team sits at a rare intersection: architecture, silicon bring-up, and production, all in one group. We build the validation strategies, automation frameworks, and telemetry systems that determine whether next-generation GPUs and AI accelerators ship on time and at quality. The problems are novel. The stakes are real.
What you’ll be doing:
Design system-level validation strategies for complex architectures, corner cases, PVT, large-scale behavior, feature interactions
Build AI-assisted and data-driven validation workflows that improve coverage, debug turnaround, and efficiency
Profile real workloads: training, inference, HPC, video, and emerging applications
Deploy automation and telemetry pipelines that scale across products and teams
Drive silicon bring-up and root-cause debug with reusable, high-leverage methods
What we need to see:
BS/MS in EE/CE (or equivalent experience)
2+ years in silicon bring-up, ASIC validation, or system-level debug
Grounding in PVT, timing (STA), signal integrity, power, and high-speed IO (PCIe, chip-to-chip)
Understanding of firmware/driver-hardware interaction
Experience or curiosity around data-driven workflows, telemetry, and AI/LLM-assisted development
Thrive in a collaborative environment.
Ways to Stand Out from the crowd:
You've applied AI/ML or LLMs to validation, debug automation, or workload analysis, not just mentioned it
You've built infrastructure others still use: pipelines, observability systems, debug tools
You have artifacts: postmortems, test methods, tools, papers, or dashboards that show how you think
You've driven cross-functional work across architecture, firmware, validation, and manufacturing
If you've ever looked at a validation process and redesigned it from first principles, we want to talk!
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 116,000 USD - 189,750 USD for Level 2, and 136,000 USD - 218,500 USD for Level 3.You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until September 14, 2026.This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.More like this
- Senior Systems Engineer -- Agentic AINVIDIA · Austin · Posted 2 days ago
- Product Management and Configuration EngineerNVIDIA · Tel Aviv · Posted 4 days ago
- Software Performance EngineerNVIDIA · Yoqneam · Posted 6 days ago
- Senior Software Engineer, JAXNVIDIA · Santa Clara · Posted 7 days ago
- Infiniband Network Software EngineerNVIDIA · Ra'anana · Posted 10 days ago
- Senior Software Architect - Deep Learning and HPC CommunicationsNVIDIA · Santa Clara · Posted 4 weeks ago